Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog

2 points | by spym_ 2 hours ago